close
T型正反器
–D = T⊕Q = TQ'+T'Q
T=0:D=Q, 狀態不變 (即JK正反器的J=0, K=0:D=Q,狀態不變)
T=1:D=Q' => Q=Q‘ (即JK正反器的J=K=1時,輸出補數)
T型正反器--design bench
module Toggle_flip_flop_1 (Q, T, Clk, rst); output Q; input T, Clk,; reg Q; always @ (posedge Clk, negedge rst) if (!rst) Q <= 1'b0; //若rst不等於1時, else if (T) Q <= !Q; //若rst=1,且T=1時,將!Q輸入Q endmodule module Toggle_flip_flop_2 (Q, T, Clk, rst); output Q; input T, Clk, rst; wire DT; assign DT = T ^ Q; D_flip_flop_AR M0 (Q, DT, Clk, rst); endmodule module Toggle_flip_flop_3 (Q, T, Clk, rst); output Q; input T, Clk, rst; reg Q; always @ (posedge Clk, negedge rst) if (!rst) Q <= 1'b0; else Q <= Q ^ T; endmodule
全站熱搜
留言列表